Soft cores for FPGAs come in many different flavors, covering a wide range of applications. The Bit-Serial CPU (bcpu) soft core presented by [Richard James Howe] is interesting for taking up just about the most minimal amount of resources (23 slices, 76 LUTs) while providing the means to run a Forth-based (eForth dialect) interpreter. To this CPU core a UART can be added (92 LUTs), as well as other peripherals.
This is a companion discussion topic for the original entry at https://hackaday.com/2024/02/24/bit-serial-cpu-ultra-tiny-vhdl-based-cpu-with-forth-interpreter/